

Substitute for form 1449A/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> <i>(Use as many sheets as necessary)</i>	<i>Complete if Known</i>	
	<b>Application Number</b>	10/594,799
	<b>Filing Date</b>	September 28, 2006
	<b>First Named Inventor</b>	Zach Yoav
	<b>Group Art Unit</b>	2196
	<b>Examiner Name</b>	Tang, Kenneth
	<b>Attorney Docket No</b>	42390P23148
Sheet 1 of 1		

US PATENT DOCUMENTS					
Examiner Initial *	Cite No <sup>1</sup>	USP Document Number	Publication or Issue Date MM-DD-YYYY	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		2003/0126313 A1	7/3/2003	Kerly	
		2005/0071841 A1	3/31/2005	Hoflehner et al.	

OTHER DOCUMENTS – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
	1	PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration for PCT Counterpart Application No. PCT/CN2006/000580, 9 pages, (January 11, 2007).	
	2	"Instruction Set Architecture (ISA)", <a href="http://kmh.ync.ac.kr/PcNcMicro/student2.html">http://kmh.ync.ac.kr/PcNcMicro/student2.html</a> , 5 pages, (July 8, 2001).	
	3	"Instruction Set Architecture (ISA)", <a href="http://shekel.jct.ac.il/~citron/ca/isa.html">http://shekel.jct.ac.il/~citron/ca/isa.html</a> , 4 pages, (August 8, 2002).	
	4	JOSEPH D. WIEBER, JR., et al., "Introduction to Intrinsics", <a href="http://www.intel.com/cd/ids/developer/asmo-na/eng/59644.htm?prn=Y">http://www.intel.com/cd/ids/developer/asmo-na/eng/59644.htm?prn=Y</a> , 3 pages, (January 26, 2006).	
	5	"Intel Extended Memory 64 Technology", <a href="http://www.intel.com/technology/64bitextensions/">http://www.intel.com/technology/64bitextensions/</a> , 2 pages, (June 8, 2004).	
	6	"Preparing Code for the IA-64 Architecture (Code Clean) – A Programmer's Reference", Intel Corporation, 36 pages, (2000).	
	7	CRISTINA CIFUENTES, et al., "Walkabout – A Retargetable Dynamic Binary Translation Framework", Sun Microsystems, Inc., 33 pages, (January 2002).	
	8	"Thread (computer science)", <a href="http://en.wikipedia.org/wiki/Multithreading">http://en.wikipedia.org/wiki/Multithreading</a> , 8 pages, (March 21, 2002).	
	9	"Instruction Set", <a href="http://en.wikipedia.org/wiki/Instruction_set">http://en.wikipedia.org/wiki/Instruction_set</a> , 4 pages, (April 5, 2002).	
	10	LEONID BARAZ, et al., "IA-32 Execution Layer: A two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", Intel Corporation, 11 pages, (September 25, 2003).	

EXAMINER

DATE CONSIDERED